Categories: None [Edit]
reggae_eda
Generates a bus-based VHDL IP from a register-map specification. An UART-bus master can be added if needed.
Total
Ranking: 178,824 of 197,258
Downloads: 2,431
Daily
Ranking: 93,637 of 197,235
Downloads: 0
Downloads Trends
Ranking Trends
Num of Versions Trends
Popular Versions (Major)
Popular Versions (Major.Minor)
Depended by
| Rank | Downloads | Name |
|---|
Depends on
| Rank | Downloads | Name |
|---|
Owners
| # | Gravatar | Handle |
|---|---|---|
| 1 | jcll |