Categories: None [Edit]
reggae_eda
Generates a bus-based VHDL IP from a register-map specification. An UART-bus master can be added if needed.
Total
Ranking: 173,251 of 183,127
Downloads: 1,826
Daily
Ranking: 47,329 of 183,106
Downloads: 1
Downloads Trends
Ranking Trends
Num of Versions Trends
Popular Versions (Major)
Popular Versions (Major.Minor)
Depended by
Rank | Downloads | Name |
---|
Depends on
Rank | Downloads | Name |
---|
Owners
# | Gravatar | Handle |
---|---|---|
1 | jcll |