| 1 | 37,267 | 40,201 | vhdl_tb | A simple testbench generator for VHDL |
| 2 | 42,954 | 67,648 | crokus | Crokus is a parser for a subset of C language. It has been use for teaching purposes an... |
| 3 | 52,879 | 18,244 | vertigo_vhdl | A Ruby handwritten VHDL parser and utilities |
| 4 | 54,818 | 23,905 | vhdl_help | A simple snippets generator for VHDL on linux command line |
| 5 | 106,604 | 54,810 | astrapi | Starting from the metamodel of a DSL (abstract classes and their relationship), Astrapi... |
| 6 | 106,667 | 29,931 | xyp | xyp is a simple 2D graphics plotter |
| 7 | 127,002 | 89,809 | rtl_circuit | simple digital circuit modeling, with hierarchy and graphviz output |
| 8 | 138,906 | 89,809 | sexpir | sexpir is a sexp-based interchange format for RTL design |
| 9 | 146,079 | 127,038 | scrag | Helps me design my DSL tools quicker |
| 10 | 169,220 | 127,038 | ruby_rtl | ruby_rtl is a simple DSL for HW(RTL) design |
| 11 | 175,825 | 127,038 | reggae_eda | Generates a bus-based VHDL IP from a register-map specification. An UART-bus master can... |
| 12 | 185,865 | 127,038 | mir_processing | MIR means 'Manipulations d'Images en Ruby |
xmisao